top of page

PRESS & MEDIA

 

Assets and information for our users and the media. For media inquiries, contact press@praesum.com

FOR IMMEDIATE RELEASE

Praesum Communications Introduces Serial RapidIO® Endpoint Core for AMBA® 4 AXI4™

 

Silicon-proven Solution Enables RapidIO Connectivity for ARM® AMBA Eco-System

​

Petaluma, Calif. (May 21, 2013). Praesum Communications announces general availability of its Serial RapidIO 2.2 Endpoint Core for ARM AMBA 4 AXI4. "The Praesum Communications AXI to RapidIO interface is a key enabling technology required by ARM-based processing solutions to operate in these applications," said Sam Fuller, Executive Director of the RapidIO Trade Association. "Praesum is an active contributor to the RapidIO specification development, and a long time provider of RapidIO technology to the industry."

 

"The ARM architecture is moving beyond its historical mobile phone roots and into ASIC, ASSP and FPGA devices from multiple vendors targeting mil-aero, communications infrastructure and data center applications," continues Fuller. "These applications often rely on RapidIO as a key high-performance low-latency interconnect."

 

The Serial RapidIO Endpoint Core for AMBA 4 AXI4 provides the following benefits:

​

  • Direct, memory mapped, connection of RapidIO IO Logical layer functions to AXI4 interconnect.

  • Complete implementation of Rev. 2.2 of the RapidIO Physical Layer LP-Serial protocol.

  • Implements RapidIO Error Management Extensions.

  • Supports 1x, 2x, and 4x link widths.

  • Management Entity with integrated decoder for RapidIO maintenance transactions.

  • Management Entity supports optional soft packet interface that enables software implementations of logical layer functions.

  • ​

Praesum's Serial RapidIO 2x Endpoint IP Core is available in two forms: As Verilog RTL source code or as compiled netlists for Xilinx® 7 series FPGAs. Specific technical benefits of the release on the Xilinx platform include:

 

  • Complete support for Vivado™ and IP Integrator design flows.

  • True push-button timing closure at all supported data rates.

  • Demo design available for the Xilinx Zynq®-7000 SoC ZC706 Evaluation Kit.

 

Support for other FPGA platforms will be announced early this summer.

​

About Praesum Communications

​

Praesum Communications is the RapidIO solutions leader. Our Serial RapidIO Endpoint and Switching IP enable next generation systems. Founded in January 2000, Praesum has its headquarters in Petaluma, CA. For more information, visit the Praesum web site at www.praesum.com.

​

About the RapidIO Trade Association

​

The RapidIO Trade Association is a non-profit organization, with headquarters in Austin, Texas, which was formed to drive the adoption of an open standard, high-performance interconnect architecture. Since incorporating in June 2000, the association has continued to serve its worldwide members. Membership provides early access to specifications, the ability to propose changes to RapidIO standards, and the opportunity to actively participate in the adoption process. A complete list of member companies, RapidIO specifications and technical information are available at the association¹s web site, www.RapidIO.org .

 

Product Marketing Contact:
Kent Dahlgren
Praesum Communications, Inc.
(707) 338-0946
kent@praesum.com

 

RapidIO is a registered trademark of the RapidIO Trade Association. Product and company names mentioned may be trademarks and/or registered trademarks of their respective holders.

bottom of page